JoeyJoeJoeJr@lemmy.ml to

RISC-V@lemmy.ml · 5 months ago

Introducing a new RISC-V Mainboard from DeepComputing

0

cross-posted to:
framework@hardware.watch

14

Introducing a new RISC-V Mainboard from DeepComputing

JoeyJoeJoeJr@lemmy.ml to

RISC-V@lemmy.ml · 5 months ago

0

cross-posted to:
framework@hardware.watch

We’re excited to share a preview of a Framework Laptop 13 Mainboard with a new CPU architecture.

cross-posted from: https://lemmy.ml/post/17020181

Introducing a new RISC-V Mainboard from DeepComputing

You must log in or register to comment.

Chat

RISC-V@lemmy.ml

You are not logged in. However you can subscribe from another Fediverse account, for example Lemmy or Mastodon. To do this, paste the following into the search field of your instance: !riscv@lemmy.ml

RISC-V (pronounced “risk-five”) is a license-free, modular, extensible instruction set architecture (ISA).

Youtube | Twitter

Other RISC-V communities on Lemmy

Visibility: Public

This community can be federated to other instances and be posted/commented in by their users.

1 user / day
20 users / week
49 users / month
489 users / 6 months
3 local subscribers
876 subscribers
209 Posts
227 Comments
Modlog

mods:
testman@lemmy.ml